![Chip Multiprocessor Architecture: Tech... by Kunle Olukotun Paperback / softback 9781598291223 | eBay Chip Multiprocessor Architecture: Tech... by Kunle Olukotun Paperback / softback 9781598291223 | eBay](https://i.ebayimg.com/images/g/9toAAOSwv3VjzZEp/s-l400.jpg)
Chip Multiprocessor Architecture: Tech... by Kunle Olukotun Paperback / softback 9781598291223 | eBay
![Energy Efficient Dim and Dark Cache for Temperature Reduction of Chip Multiprocessors | Bentham Science Energy Efficient Dim and Dark Cache for Temperature Reduction of Chip Multiprocessors | Bentham Science](https://www.eurekaselect.com/images/graphical-abstract/eeeng/15/3/001.jpg)
Energy Efficient Dim and Dark Cache for Temperature Reduction of Chip Multiprocessors | Bentham Science
![Multi processor patented technology retrieval search results - Eureka | Patsnap develop intelligence library Multi processor patented technology retrieval search results - Eureka | Patsnap develop intelligence library](https://images-eureka.patsnap.com/patent_img/57c95b50-0eb6-4b89-afa4-4e1243c8756d/US06976131-20051213-D00002.png)
Multi processor patented technology retrieval search results - Eureka | Patsnap develop intelligence library
![Embedded Software Design and Programming of Multiprocessor System-on-Chip: Simulink and System C Case Studies / Edition 1 by Katalin Popovici, Frïdïric Rousseau, Ahmed A. Jerraya, Marilyn Wolf | 9781461425670 | Paperback | Barnes & Noble® Embedded Software Design and Programming of Multiprocessor System-on-Chip: Simulink and System C Case Studies / Edition 1 by Katalin Popovici, Frïdïric Rousseau, Ahmed A. Jerraya, Marilyn Wolf | 9781461425670 | Paperback | Barnes & Noble®](http://prodimage.images-bn.com/pimages/9781441955661_p0_v3_s1200x630.jpg)
Embedded Software Design and Programming of Multiprocessor System-on-Chip: Simulink and System C Case Studies / Edition 1 by Katalin Popovici, Frïdïric Rousseau, Ahmed A. Jerraya, Marilyn Wolf | 9781461425670 | Paperback | Barnes & Noble®
![Modeling Remapping Based Fault Tolerance Techniques for Chip Multiprocessor Cache with Design Space Exploration | SpringerLink Modeling Remapping Based Fault Tolerance Techniques for Chip Multiprocessor Cache with Design Space Exploration | SpringerLink](https://media.springernature.com/lw685/springer-static/image/art%3A10.1007%2Fs10836-019-05852-6/MediaObjects/10836_2019_5852_Fig2_HTML.png)
Modeling Remapping Based Fault Tolerance Techniques for Chip Multiprocessor Cache with Design Space Exploration | SpringerLink
![Amazon.com: Embedded Software Design and Programming of Multiprocessor System-on-Chip: Simulink and System C Case Studies (Embedded Systems) eBook : Popovici, Katalin, Rousseau, Frédéric, Jerraya, Ahmed A., Wolf, Marilyn: Books Amazon.com: Embedded Software Design and Programming of Multiprocessor System-on-Chip: Simulink and System C Case Studies (Embedded Systems) eBook : Popovici, Katalin, Rousseau, Frédéric, Jerraya, Ahmed A., Wolf, Marilyn: Books](https://m.media-amazon.com/images/I/71rwhcnQJYL._CR0%2C0%2C0%2C130_.jpg)
Amazon.com: Embedded Software Design and Programming of Multiprocessor System-on-Chip: Simulink and System C Case Studies (Embedded Systems) eBook : Popovici, Katalin, Rousseau, Frédéric, Jerraya, Ahmed A., Wolf, Marilyn: Books
![JLPEA | Free Full-Text | Architectural Techniques for Improving the Power Consumption of NoC-Based CMPs: A Case Study of Cache and Network Layer JLPEA | Free Full-Text | Architectural Techniques for Improving the Power Consumption of NoC-Based CMPs: A Case Study of Cache and Network Layer](https://www.mdpi.com/jlpea/jlpea-07-00014/article_deploy/html/images/jlpea-07-00014-g001.png)
JLPEA | Free Full-Text | Architectural Techniques for Improving the Power Consumption of NoC-Based CMPs: A Case Study of Cache and Network Layer
![A Multiprocessor System-on-chip Architecture with Enhanced Compiler Support and Efficient Interconnect A Multiprocessor System-on-chip Architecture with Enhanced Compiler Support and Efficient Interconnect](https://www.design-reuse.com/news_img/20070910_jp4.gif)
A Multiprocessor System-on-chip Architecture with Enhanced Compiler Support and Efficient Interconnect
![Chip Multiprocessor Architecture: Techniques to Improve Throughput and Latency (Synthesis Lectures on Computer Architecture) (Paperback) | Hooked Chip Multiprocessor Architecture: Techniques to Improve Throughput and Latency (Synthesis Lectures on Computer Architecture) (Paperback) | Hooked](https://images.booksense.com/images/923/005/9783031005923.jpg)
Chip Multiprocessor Architecture: Techniques to Improve Throughput and Latency (Synthesis Lectures on Computer Architecture) (Paperback) | Hooked
![Control-theoretic adaptive cache-fair scheduling of chip multiprocessor systems - Huseyin G Arslan, Yu-Chu Tian, Fenglian Li, Chen Peng, Min-Rui Fei, 2018 Control-theoretic adaptive cache-fair scheduling of chip multiprocessor systems - Huseyin G Arslan, Yu-Chu Tian, Fenglian Li, Chen Peng, Min-Rui Fei, 2018](https://journals.sagepub.com/cms/10.1177/0142331217715064/asset/images/large/10.1177_0142331217715064-fig1.jpeg)